The metal nanocrystal (NC) based carbon nanotube (CNT) memory device has been probed with tunneling rate measurements. Firstly, tunneling behavior at two temperatures (300K and 10K) is reported here to demonstrate the distinct charge tunneling behavior for traps versus NCs and understand their relative contributions to program operations. Low temperature measurements show clear differentiation for two regimes of quantum transport. The FN tunneling regime exhibits strong bias dependence and dominates at high electric fields producing larger tunneling rates than the direct tunneling regime. In comparison to traps, the metal NCs repel potential contours and hence produce higher electric fields that enhance tunneling. The FN tunneling diminishes when the charging of the nanocrystal or traps decreases (relaxes) the electric field in the tunnel dielectric (TD) enough for the low field direct tunneling to dominate. The direct tunneling occurs at low fields, and is less sensitive to electric fields. The NCs demonstrate faster tunneling which can be ascribed to their large tunneling cross-section compared to traps. This is despite the relative proximity of traps to the channel in our structure. Secondly, the tunneling rates for two different TDs of similar EOT (under linear approximation) have been characterized and compared. They are a homogenous evaporated SiO 2 and layered dielectric consisting of an evaporated SiO 2 and ALD Al 2 O 3 stack. While the evaporated SiO 2 based TD demonstrates the distinct NC versus trap tunnel rate performance, the layered TD demonstrates stronger resistance to tunneling to the NCs. This result is consistent with the low tunneling rates demonstrated in Al 2 O 3 elsewhere. Finally, the program performance of the NC-CNT memory device is evaluated as 0.5 V threshold voltage (V T ) shift for a charging pulse of 9V and 100 µs. Combining with previous results, this indicates that NC-CNT memory is a promising candidate for low voltage, fast, multi-level cell (MLC) operation with sub-lithographic (self-assembled) features for sub 30 nm FLASH memory node. From the device physics perspective, these measurements may serve as the calibration and validation for advanced tunneling calculations and device modeling for promising nanoscale charge-based non-volatile memories.
INTRODUCTION
Metal nanocrystal (NC) based charge storage and carbon nanotube (CNT) onedimensional (1-D) channel has been implemented in an EEPROM device [1] . Intra-CNT charge transport in the proximity of static charges has been theoretically addressed, to confirm the experimental observation of large single-electron sensitivity [2] . From the perspective of quantum transport, the device operates by tunneling charge between a 1-D CNT to either a zero-dimensional (0-D) trap (few-atoms sized defect) or a relatively three-dimensional (3-D) metal NC (diameter ~10 nm and consisting of thousands of atoms) through a thin dielectric. The electronic transport between the nanotube and the nanocrystal or trap, simply explored in terms of the electrostatics, shows significant advantage over the planar channel structure [3] and indicates very non-uniform, 3-D electric fields to justify demonstrated low bias operations, coulomb blockade based single electron injection control [1] . Calculations of tunneling rates for such a device, involve 3-D quantum tunneling formulation that has not been well-established yet [4] . Here, we report the tunneling rate measurements as a function of the program voltage pulse magnitude and duration, both at room-temperature and at 10 K, to elucidate distinct tunneling behavior for nanocrystals and traps. This first report of a program-rate investigation for NC-CNT memory provides an evaluation of the performance of the novel memory device in comparison to trap based CNT memory [5] and Flash memory ITRS roadmap [6] . 
DEVICE STRUCTURE
The bottom-gate CNT-NC device structure shown in Fig. 1 , reported previously in details [1] , is described briefly here. The control dielectric is a 100 nm dry thermal SiO 2 grown on a degenerately doped Si substrate that functions as a bottom-gate. The single-wall semiconducting CNTs of 2-3 nm diameter are grown by CVD on catalyst pads. Au/Cr source/drains are patterned to address individual CNT. Two different tunnel dielectrics (TD) splits are characterized here -a) 5 nm evaporated SiO 2 and b) 3 nm evaporated SiO 2 followed by a 4 nm Al 2 O 3 atomic layer deposition (ALD) thin-film. Both have the same effective oxide thickness (EOT) in the planar approximation. Both TDs have unintentional high trap density. On the TD, Au NCs (dia ~ 8 nm) are self-assembled from an evaporated wetting layer of Au (NC formation step). PECVD SiO 2 is deposited on the structure to passivate the device. Control devices are fabricated by excluding the NC formation step. 
Sat. 
PROGRAM RATE
The program rate is a function of the program pulse which has two parametersñ magnitude (V PULSE ) and duration (t PULSE ). The variation of the threshold voltage as a function of t PULSE for different V PULSE has been shown in Fig. 2 for the devices with evaporated SiO 2 tunneling dielectric at 10K. The measurement data indicate different tunneling regimes in the memory device. Two distinct slopes can be observed in the tunneling rate curves, which are especially clear at high pulse biases V PULSE ≥ 5V, separated by a knee region at pulse width t PULSE ~ 1 ms as shown in Fig. 2 . The distinctive slopes indicate different tunneling mechanisms. We advance two observations from the measurements to clarify the tunneling mechanisms involved. First, at low biases, V PULSE ≤ 5V, the NC sample shows slow yet definite charge injection in the t PULSE > 1 ms regime indicated by the threshold voltage shift of approximately 1 V. In contrast, the threshold voltage shift is negligible (<0.2 V) in the samples without NC. This is indicated by downward pointing arrows in Fig. 2 and is consistent with our pervious experiments [1] . The hypothesis that at low biases the mechanism of charge injection is direct tunneling (DT) is further fortified because the metal NCs provide a much larger density of states (DOS) and tunneling cross section for higher tunneling rate compared to traps. Despite the traps are relatively closer to the nanotube, the DOS effect is significant enough to produce the larger tunneling current at low bias. Second, the knee at t PULSE ~ 1 ms separates portion of the curve with a slope that varies strongly with V PULSE for t PULSE ≤ 1 ms and that with a slope that is insensitive to V PULSE for t PULSE > 1 ms. The slope is rather constant for the both control and NC samples for low values of V PULSE . Furthermore, the slope for t PULSE ≥ 1 ms is clearly 2◊ larger for the NC sample compared to the control sample. We hypothesize that for t PULSE ≤ 1 ms, Fowler Nordheim (FN) tunneling dominates, while for t PULSE ≥ 1 ms direct tunneling dominates [7] [8] [9] . FN tunneling occurs at high bias and is strongly bias dependent, where the charge is injected in to the SiO 2 conduction band. Hence only the SiO 2 DOS is of relevance here. The charge injections by FN tunneling are not equivalent in control and NC samples. The NC sample produces a 35% higher maximum local electric field [3] , to which the FN tunneling mechanism is very sensitive. This manifests in the observation that for the same threshold shift or equivalently similar total charge injection, the control sample requires 35% larger V PULSE than the NC sample. For example, for V T shift of 2 V, the NC sample requires V PULSE =11 V compared to the V PULSE =15 V in the control sample as seem in Fig. 2 indicated by the horizontal arrows. DT, on the other hand, has less bias dependence and will dominate at low biases. This can be observed from Fig. 2 that the slope for t PULSE ≥ 1 ms is clearly 2◊ larger for NC sample compared to the control sample. The overall enhanced memory window in the NC sample (NC + Traps) can thus be ascribed to mainly larger DOS (in DT regime) and better electrostatics ( in FN regime) of NCs, compared to control sample (traps only).
A different point of view of the program operation is presented in Fig. 3 . Two pulse widths, t PULSE =100 µs and t PULSE =1 s, are employed for increasing V PULSE , to demonstrate the difference between room-temperature and 10K measurements. The room temperature measurements show two regimes as shown in Fig. 3 (a) and (b) . FN tunneling along with PoolFrenkel injection [10] result in the large slope with the pulse bias. At high biases the dielectric traps in the vicinity of the CNT are active at 300K and are saturated with charge, relaxing the electric field in the tunnel dielectric and enhancing the electric field in the control dielectric to start charge loss. A decrease in the slope of the charging to zero is observed as a result [11] . The 10K measurements show 3 regimes as shown in Fig. 3 (c) and (d) . At low biases i.e. for DT the traps are inactive as charge injection by DT to traps requires energy conservation constraints as per Fermi Golden Rule [12] . Thus for the control sample DT is weak and bias independent DT occurs extensively in the NC samples due to the large DOS and size of the NC. Then FN tunneling occurs in the V PULSE range of -5 V to -8V approximately for the NC sample and -6 V to ñ 9 V approximately of the control sample. Traps accept charge efficiently in FN tunneling because the charge is directly injected to the dielectric conduction band. So the energy conservation constraint is fully relaxed here. The charge then moves along the conduction band to encounter traps physically along to way into which it can ëfallí or energetically relax into. This is further facilitated by high total trap density in the path of the charge in the TD conduction band. At higher biases, the V T shift (or equivalently change in the NC) increases but the slope with the charging bias decreases. This is either due to the decrease in injection current (lack of scattering into the NC/trap for high energy injected charge or increase in charge loss to the gate because of the high control dielectric electric field [3] . This issue merits further investigations.
Thus though the V T shift slope decreases, saturation as that in the room-temperature measurements [11] is not established in the charging bias range of measurement. For the 100 µs measurement, the pulse duration is too short for steady-state. Though there is a NC charging current for the low pulse voltage, it is not large enough to effectively cause V T shift at the 100 µs pulse width. Only beyond pulse bias of approximately -7V is there noticeable V T shift for both control and NC samples at both temperatures. At -9V, a V T shift of 0.5 V can be observed for NC samples, while trap charging produces a V T shift of <0.25 V for the same conditions. This is despite the fact that the traps are closer the channel which means that for lesser injected charge they can produce larger V T shift. We will discuss the implications of this later.
Program-rate measurements for samples with composite tunnel dielectric in Fig. 4 show that even at 10K, the measurement cannot clearly resolve NC and control samples. This is attributed to the fact that though the EOT of the composite tunnel dielectric is comparable to 4 nm evaporated SiO 2 , the Al 2 O 3 has very different tunneling characteristics [13] . It has a relatively high band gap (electron tunneling barrier) while also having a smaller electric field due to the high-dielectric constant. Hence tunneling currents in stack with Al 2 O 3 is a few orders of magnitude smaller [13] . Hence, both DT and FN tunneling enhancement are not observed for NC sample. Rather the performance mimics the control sample as expected. The magnitude of threshold voltage shift is about 2 V for both control and NC samples, which is the same as the control sample with evaporated-SiO 2 tunneling dielectric. The advantage of the layered TD is retention enhancement that has been reported elsewhere [14] . 
DEVICE PERFORMANCE IMPLICATIONS
The above evidence has strong device performance implications. It clearly shows that the NC-CNT memory can have more double the V T shift than at 100 µs charging times at 9V in a highly non-optimal structure with a 100 nm control dielectric. Previously, we have demonstrated that at V T shift of 0.5V, atleast 4 levels can be addressed [1] [2] [3] . This is an incredible performance for a memory device both compared to trap-CNT memory [5] and scaled FLASH memory [6] . The outstanding retention issues [1, 15] and integration challenges are made a worthwhile subject if research and development by these encouraging device performance demonstrations.
CONCLUSIONS
The program rate measurements are presented to evaluate the operational characteristics of the NC-CNT memory for the prototype memory structure. It demonstrates the tunneling mechanisms of the memory device in different regimes, and shows the possibility of 100 µs program time for V PULSE ≥ 9 V and for ~10ms program time for V PULSE ≤ 5 V. These results combined with previous results indicate that the NC-CNT memory is a low bias, fast, sublithographic (self-assembled) , multi level cell non-volatile memory that is a promising candidate for FLASH technology beyond the 30 nm node. Furthermore, these results should be interesting benchmarks for the 3-D tunneling theory and simulations that have hitherto not been welldeveloped. Advanced tunneling models between a 1-D channel and 3-D metal NC or 0-D trap for device physics and modeling of future nanoscale memories can be validated against these results.
